UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C F R 1 53(b))

Attorney Docket No.	FI9-97-205B
First Named Inventor or Application Identifier	Cyprian E. Uzoh et al.
Title	Method to Selectively Fill Recesses with Conductive Metal
Express Mail Label No.	

Jc668 U.S. PTO 07/06/00

Jc759 U.S. PTO 09/611955 07/06/00

APPLICATION ELEMENTS

ADDRESS TO: Commissioner for Patents
Box Applications
Washington, D.C. 20231

1. X Filing fee as calculated below.
2. X Specification [Total Pages **[25]**]
   (preferred arrangement set forth below)
   - Descriptive title of the invention
   - Cross References to Related Applications
   - Statement Regarding Fed sponsored R & D
   - Reference to Microfiche Appendix
   - Background of the Invention
   - Brief Summary of the invention
   - Brief Description of the Drawings *(if filed)*
   - Detailed Description
   - Claim(s)
   - Abstract of the Disclosure
3. X Drawing(s) *(35 USC 113)* [Total Pages **[4]**]
4. ☐ Oath or Declaration [Total Pages **[2]**]
   a. ☐ Newly executed (original or copy)
   b. X Copy from a prior application (37 CFR 1.63(d))
   (for continuation/divisional with Box 17 completed)
   ☐ DELETION OF INVENTOR(S)
   Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)
5. X Incorporation By Reference *(useable if Box 4b is checked)* The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all necessary)*
   a. ☐ Computer readable copy
   b. ☐ Paper Copy (identical to computer copy)
   c. ☐ Statement Verifying identity of above copies
8. ☐ Assignment papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney
10. ☐ English Translation Document *(if applicable)*
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. X Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
    (Should be specifically itemized)
14. ☐ Small Entity ☐ Statement filed in prior application, Statement(s) Status still proper and desired
15. ☐ Certified copy of Priority Document(s)
    (if foreign priority is claimed)
14. ☐ Other:

17. **If a CONTINUING APPLICATION,** *check appropriate box and supply the requisite information:*
☐Continuation X Divisional ☐ Continuation-in-part (CIP) of prior application No. 09/009,824

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or x correspondence address below

NAME	**Pollock, Vande Sande & Amernick, R.L.L.P.**				
ADDRESS	**Suite 800**				
	1990 M Street, N.W.				
CITY	**Washington**	STATE	**DC**	ZIP CODE	**20036-3425**
COUNTRY	**U.S.A**	TELEPHONE	**(202) 331-7111**	FAX	**(202) 293-6229**

Fee Calculation and Transmittal

	(Col 1)		(Col 2)	(Col 3)	SMALL ENTITY		OR	NON-SMALL ENTITY	
	NO. FILED			NO. EXTRA	RATE	FEE		RATE	FEE
TOTAL	7	minus	20	= 0	x9=	$		x18=	$
INDEP	1	minus	3	= 0	x39=	$		x78=	$
_ First Presentation, Multiple Dependent Claims					+130=	$		+260=	$
Base Filing Fee						$345			$690
Other Fee (specify purpose)						$			$
TOTAL FILING FEE* (accounting for possible small entity status)						$	OR	TOTAL	$690

☐ A check in the amount of $ __ to cover the filing fee is enclosed

☐ No payment is enclosed at this time. Full payment will be made when the executed Declaration is submitted.

X The Director is hereby authorized to charge and credit Deposit Account No. **09-0458** as described below. A duplicate copy of this sheet is enclosed.

X Charge the amount of $690 as filing fee

X Credit any overpayment.

☒ Charge any additional filing fees required under 37 CFR § 1.16

☒ Charge any additional filing fees required under 37 CFR § 1.17

☒ If filing fee is not enclosed herewith, the filing fee(s) required to Deposit Account No. **22-0185**.

Name *(Print/Type)*	Burton A. Amernick	Registration No. *(Attorney/Agent)*	24,852
Signature		Date	July 6, 2000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	:	
	:	
Cyprian E. Uzoh et al.	:	
	:	
Serial No.: To be assigned	:	Art Unit: To be assigned
	:	
Filed: Herewith	:	Examiner: To be assigned
	:	
For: Method to Selectively Fill Recesses with Conductive Metal	:	Atty Docket: FI9-97-205B

PRELIMINARY AMENDMENT

Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to initial examination, please amend the above-captioned case as follows.

IN THE SPECIFICATION

Please amend the specification as follows.

Page 1, following the title, insert

---Cross-Reference to Related Application

This application is a divisional of copending U.S. Patent Application S.N. 09/009,824 filed January 20, 1998.---

IN THE CLAIMS

Please cancel claims 1-24 without prejudice to their reentry at some later date.

REMARKS

None of these amendments is believed to involve any new matter. Accordingly, it is respectfully requested that the foregoing amendments be entered, that the application as so amended receive an examination on the merits, and that the claims as now presented receive an early allowance.

Respectfully submitted,

Burton A. Amernick (24,852)
Pollock, Vande Sande & Amernick, R.L.L.P.
1990 M Street, N.W., Suite 800
Washington, D.C. 20036-3425
Telephone: 202-331-7111

Date: July 6, 2000

METHOD TO SELECTIVELY FILL RECESSES WITH CONDUCTIVE METAL

DESCRIPTION

Technical Field

The present invention is concerned with a process for fabricating metal wires in an integrated circuit. More particularly, the present invention is concerned with using a highly conducting barrier film to conduct electrical current and selectively plate recesses such as troughs and vias in a substrate. In particular, the present invention provides methods for the fabrication of multilevel wiring for chip interconnections. This is achieved by selectively plating recesses in a semiconductor substrate with conductive metal such as copper or gold. Only the trenches and vias in the insulator are plated. No plating occurs in the field regions above the recesses in the substrate. This selective deposition process reduces the subsequent polishing time for removing undesired plated metal overburden. Moreover, the present invention minimizes the problem of "dishing" as well as minimizing the erosion of the dielectric layer adjacent to the isolated conductive features or regions. Moreover, the present invention is concerned with semiconductor structures and non-semiconductor structures prepared by the inventive processes of the present invention.

Background of Invention

Various techniques have been investigated and used for metallizing semiconductor chips. These methods include the lift-off process, thru-mask methods, metal RIE and metal and insulator damascene and various combinations of the above-methods. The lift-off and thru-mask methods are more valuable for large features, like those typically encountered in chip packaging. Unlike the lift-off and the thru-mask, the metal RIE and damascene methods have been the process of choice for chip metallizations where the ground rules are typically below one micron.

In the damascene process, metal film is deposited over the entire patterned substrate surfaces to fill trenches and vias. This is then followed by metal planarization to remove metal overburden and isolate and define the wiring pattern. When metal deposition is by electroplating or by electroless process, the plating is preceded by the deposition of a plating base or seedlayer over the entire surface of the patterned wafer or substrate. Also, layers that may improve adhesion, and prevent conductor/insulator interactions or interdiffusion are deposited between the plating base or seedlayer and the insulator.

In the metal RIE methods, blanket metal film is etched to define the conductor pattern. The gaps between the metal

lines and vias are then filled with insulators. In high performance applications, the dielectric is planarized to define a flat metal level. One of the main advantages of the damascene process as compared to metal RIE is that it is often easier to etch an insulator as opposed to metal. Also, insulator gap fill and planarization may be more problematic.

In the metal damascene process, all the recesses in the insulator are first filled with metal before metal polishing. However, during the metal deposition into trenches and vias, all the narrower features become filled before their wider counterparts. Thus, all features with widths less than 2 microns will be filled before those with widths greater than 5 microns. Hence, to fill trenches or test pads with widths of 50 microns, the smaller recesses typically with widths less than 5 microns are overplated. During metal CMP, the additional time needed to remove the excess metal overburden on the overplated smaller features causes dishing on the larger features. Also, because of the prolonged polishing times, insulator adjacent may become severely eroded. Severe dishing and insulator erosion in large metal features is a source of yield loss, especially when the occur at lower levels. Here they cause trapped metal defects at the next higher level. The longer time needed to remove the thicker metal overburden on the smallest metal lines and vias is one of the main culprits

responsible for the low thruput and yield losses in the metal CMP process.

Moreover, this last metal wiring level typically contains very wide metal lines for power bussing and large pads for wirebonds or C4 solder balls. In the CMP process, these relatively large metal structures are sensitive to dishing because of the prolonged polishing times. Accordingly, room exists for improving the metal deposition process.

Summary of Invention

An object of the present invention is to provide a process that permits reducing the time required for CMP of plated damascene structures, thereby increasing the thruput. An object of this invention is to provide a process that reduces dishing and minimizes any erosion of dielectric materials adjacent to isolated and non-isolated conductive features, thereby enhancing wiring yields and productivity.

In particular, the present invention is concerned with a method for using a highly conducting barrier film such as alpha-Ta to carry current and selectively plate recesses in semiconducting and non-semiconducting substrates. The method of the present invention comprises providing a substrate, and providing at least one major insulating

surface of the substrate with recesses. A conductive barrier film such as alpha-Ta or TaN/alpha-Ta with resistivity in the range of 14 to 40 micro-ohm cm is formed over the insulating surface such as by sputtering. This is followed by the deposition of a plating base or seedlayer over the barrier layer. A resist is deposited over the plating seedlayer. The resist and seedlayer are polished off on all the field regions above the recesses, exposing the barrier layer. The resist remaining in the recesses is removed. The recesses in the substrate are electroplated with a highly conductive barrier film such as alpha-Ta to carry electrical current to the various isolated and non-isolated seedlayers in the recesses during the electrodeposition process. Accordingly, plating occurs on the seedlayer in the trenches and vias and not on other parts of the semiconductor substrate. After electroplating, a brief touch-up polish can be used, when desired, to remove the small isolated copper overburden and the barrier film. In a separate embodiment, the barrier film is selectively etched using CF_4 RIE (reactive ion etching) processes.

In another alternate embodiment of the invention, a barrier film such as alpha-Ta or TaN/alpha-Ta is deposited such as by sputtering over the recesses in the insulator. Then, relatively thick resists are lithographically defined on the field regions, on top of the barrier film over the recesses. A plating base or seedlayer is deposited, so as

to be continuous on the horizontal regions of the recesses in the insulator, but discontinuous on their surrounding walls. The recesses are then plated using the barrier film without seedlayers at the periphery of the substrate wafers for electrical contact. Here, there is no resist at the periphery of the substrate because of edge bead removal step, and this barrier film at the edge is also protected from seedlayer deposition. After electroplating, the resist is removed by lift-off process and exposed barrier film is etched by RIE method or by CMP.

A further aspect of the present invention is concerned with a semiconductor substrate that contains semiconductor or circuit structures located on at least one of its major surfaces. Electrical insulating layers with recesses are provided over the major surface. A conductive barrier layer is located over the insulating layer and a plating base or plating seedlayer is located over the conductive barrier within the recesses only. An electroplated conductive metal is located in the recesses only or within the recesses and regions of the major surface immediate and adjacent to the recesses, and not on other portions of the substrate.

Still other objects and advantages of the present invention will become readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the

invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the description is to be regarded as illustrative in nature and not as restrictive.

Summary of Drawings

Figs. 1-7 are schematic diagrams showing the sequence of steps in accordance with the present invention.

Best and Various Modes for Carrying Out Invention

In accordance with the present invention, recesses 2 such as troughs and vias are provided on at least one major surface of a semiconductor substrate (not shown). Typical semiconductor substrates include silicon and group III-V semiconductors. Electrical insulation 3 is provided over the major surface and in the recesses such as silicon dioxide which can be thermally grown or deposited such as by chemical vapor deposition or physical vapor deposition. Typically, the insulating layer is about 2000 to about 30,000 Å thick, and more typically about 4000 to about 20,000 Å thick.

Next, a conductive barrier 4 is provided over the insulating layer. Preferably, a layer of tantalum nitride is first sputter deposited over the insulating layer to a thickness of about 15 to about 500 Å and more typically to a thickness of about 50 to about 300 Å to act as adhesion promoting layer between the insulating layer and subsequently to be applied tantalum layer. Next a tantalum layer is preferably sputtered over the tantalum nitride. The tantalum layer is alpha-tantalum. Typically, the thickness of the tantalum layer is about 500 to about 5000 Å and more typically about 1000 to about 2000 Å. Also, alpha-Ta (α-Ta) may be deposited directly over the insulator by sputtering methods. Typically, the thickness of the α-Ta is about 500 Å to about 5000 Å, and more typically about 1000 Å to about 2000 Å. Also, if desired, a layer of tantalum nitride can be deposited over the alpha-Ta layer.

Next, a seed layer 6 is deposited over the barrier layer including on the walls and bottom of the recesses. The preferred seed layer is copper which can be deposited by sputtering or evaporation and preferably by sputtering. The copper is sputtered employing temperatures of less than about 150°C, preferably less than about 100°C, such as about 100°C to about -10°C. The sputtering is preferably carried out in the absence of an anneal. This sputtering is typically carried out to provide a seed layer of about 100 Å to about 2000 Å and preferably about 400 to about 1000 Å.

Also, the copper seed layer can be deposited by CVD methods or by electroless plating method.

Next a resist 7 is deposited over the seed layer using conventional techniques. Any of the well known resist materials known in the art can be employed. The resist is typically applied by spinning on or by spraying. The resist employed can be any conventional resist or even a photoresist, although in this embodiment the resist is not lithographically defined. An example of a type of resist material is based upon phenolic-formaldehyde novolak polymers. A particular example of such is Shipley AZ-1350 which is a m-cresol formaldehyde novolak polymer composition. Such is a resist composition and includes therein a diazo ketone such as 2-diazo-1-naphthol-5-sulfonic acid ester.

The resist 7 and the seed layer 6 are removed such as by chemical-mechanical polishing from the horizontal portions on the substrate between recesses 2 (see Fig. 2). The resist and seed layer are typically removed by chemical-mechanical polishing such as employing an aqueous polishing slurry containing abrasive particles such as colloidal silica.

Next, the remaining resist layer that protected the seed layer within the recesses from removal is removed such

as by dissolving in a suitable solvent for the resist material.

Conductive metal 8 such as copper is electroplated in the recesses on the seed layer 6 (see Fig. 3). Other suitable conductive metals are gold, nickel, cobalt and lead-tin alloys. The barrier layer 5 acts as a cathode terminal carrying the current during the electroplating. The conductive metal does not plate on the barrier layer 5 but instead preferentially plates on the seed layer. For instance, in the case of tantalum being the barrier layer 5, a superficial oxide layer (typically a monolayer) forms when such is exposed to the electroplating solution. Moreover, if desired, a superficial oxide layer can be formed on the barrier layer upon contact with the electroplating solution by changing the current for a short time, e.g. about 5 seconds, to anodize the top layer of the barrier layer. The copper can be plated employing an acidic copper plating bath. The plating bath includes a source of cupric ions and an inorganic mineral acid such as sulphuric acid. The preferred source of cupric ions is $CuSO_4 \cdot 5H_2O$. Typical copper plating baths contain the source of cupric ion in an amount of about 10^{-2} to about 0.5 molar. The inorganic acid is added to the plating bath in an amount such that the ionic strength of the bath is typically from about 5 molar to about 9 molar, and more typically about 1.5 molar to about 2.5 molar.

In addition, the bath can contain other additives such as brighteners including chloride ions such as in amounts of about 30 to about 70 ppm and organic brightener additives such as polyalkylene glycols. The organic brighteners are usually added in amounts of about 0.5 to about 1.25 percent by weight of the plating bath. The preferred polyalkylene glycols include polyethylene glycol and polypropylene glycol. The more typical polyethylene glycols and polypropylene glycols usually have molecular weights of about 400 to about 1000, and more typically about 600 to about 700. Furthermore, multicomponent organic additives can be employed such as those containing a polyalkylene glycol along with an organic sulfur-containing compound such as benzene sulfonic acid, safranine-type dyes and sulfo-organic aliphatic compounds including disulfides and/or nitrogen-containing compounds such as amides. Examples of amides include acrylamide and propyl amide.

For Cu, in the plating process, the structure to be plated is contacted with the plating bath. In addition, a soluble copper anode is placed in contact with the plating bath and includes such materials as phosphorized copper. The anode surface is generally at least about 1.5 times the surface area of the barrier layer which acts as a cathode terminal to carry current during the electroplating. The metal is plated on the seed layer at a current density of about 5 to about 50 milliamps (cm^2). The plating is usually

carried out at about normal room temperature (e.g. about 24°C) to about 60°C.

The electroplating is continued until the recesses are filled with the conductive metal. This usually takes about 2 min. to about 10 min., more typically about 2½ min. to about 5 min. The thickness of the electroplate metal is typically about 4000 Å to about 30,000 Å, and more typically about 6000 Å to about 20,000 Å.

The conductive material 8 can then be chemically-mechanically polished to remove small amounts of metal above the surface of the recesses. Typical chemical-mechanical polishing slurries contain colloidal silica.

Next, the barrier layer 5 and plated metal is removed down to the insulating layer 3 (see Fig. 4). This removes conductive material from the horizontal portions between the recesses. The material can be removed by chemical-mechanical polishing such as any of the slurries disclosed above. The seedlayer and plated metal layer merge together because of e.g. copper recovery and grain growth at room temperature.

The barrier film can also be removed from the major surface of the substrate by RIE using a method selective to the plated copper such as CF_4 plasma (see Fig. 5).

According to an alternative process according to the present invention, recesses 2 such as troughs and vias are provided on at least one major surface of a semiconductor substrate (not shown). Electrical insulation 3 is provided over the major surface and in the recesses such as silicon dioxide which can be thermally grown or deposited such as by chemical vapor deposition or physical vapor deposition. Typically, the insulating layer is about 2000 to about 30,000 Å thick, and more typically about 4000 to about 20,000 Å thick.

Next, a conductive barrier 4 is provided over the insulating layer. Preferably, a layer of tantalum nitride is first sputter deposited over the insulating layer to a thickness of about 15 to about 500 Å and more typically to a thickness of about 50 to about 300 Å to act as adhesion promoting layer between the insulating layer and subsequently to be applied tantalum layer. Next a tantalum layer is preferably sputtered over the tantalum nitride. The tantalum layer is alpha-tantalum. Typically, the thickness of the tantalum layer is about 500 to about 5000 Å and more typically about 1000 to about 2000 Å. Also, alpha-Ta (α-Ta) may be deposited directly over the insulator by sputtering methods. Typically, the thickness of the α-Ta is about 500 Å to about 5000 Å, and more typically about 1000 Å to about 2000 Å.

Next a photoresist 7 is deposited over the barrier layer and then patterned using conventional lithographic techniques. Any of the well known photosensitive resist materials known in the art can be employed. The resist is typically applied by spinning on or by spraying. The photoresist employed can be a positive photoresist or a negative photoresist. A positive photoresist is one which on exposure to imaging radiation, is capable of being rendered soluble in a solvent in which the unexposed resist is not soluble. A negative resist material is one which is capable of polymerizing and/or insolublizing upon exposure to imaging radiation. An example of a type of photoresist material is based upon phenolic-formaldehyde novolak polymers. A particular example of such is Shipley AZ-1350 which is a m-cresol formaldehyde novolak polymer composition. Such is a positive resist composition and includes therein a diazo ketone such as 2-diazo-1-naphthol-5-sulfonic acid ester.

The photoresist is defined on the field regions on top of the barrier film over the recesses (see Fig. 6). The photoresist is relatively thick, typically about 1.5 to about 50 microns, and more typically about 1.5 to about 10 microns.

Next, a seed layer 6 is deposited so as to be continuous on the horizontal regions of the recesses in the insulator, but discontinuous on their surrounding walls.

The barrier film is exposed at the edge of the wafer by removing photoresist near the edge portion about up to 5 mm from the edge by dissolution in a suitable solvent. This technique is referred to as edge bead removal. The presence of a clamp ring at the edges over the wafer prevents seed layer from depositing in the vicinity of the edge. Here, there is no resist at the periphery of the substrate because of this edge bead removal step, and the barrier film at the edge is also protected from seedlayer deposition.

Conductive metal 8 such as copper is electroplated in the recesses on the seedlayer 6 (see Fig. 7). Other suitable metals are gold, nickel, cobalt, and lead-tin alloys. The barrier layer 5 acts as a cathode terminal carrying the current during the electroplating. The copper can be plated employing an acidic copper plating bath. In the plating process, the structure to be plated is contacted with the plating bath. In addition, an anode is placed in contact with the plating bath and includes such materials as phosphorized copper. The anode surface is generally at least about 5 times the surface area of the barrier layer which acts as a cathode terminal to carry current during the electroplating. The metal is plated on the seed layer at a

current density of about 5 to about 50 milliamps/cm^2. The plating is usually carried out at about normal room temperature (e.g. about 24°C) to about 60°C.

The electroplating is continued until the recesses are filled with the conductive metal. This usually takes about 2 min. to about 20 min., more typically about 2½ min. to about 10 min. The thickness of the electroplate metal is typically about 4000 Å to about 30,000 Å, and more typically about 6000 Å to about 20,000 Å. After electroplating, the resist is removed by lift-off process and exposed barrier film is etched by RIE method or by CMP.

The foregoing description of the invention illustrates and describes the present invention. Additionally, the disclosure shows and describes only the preferred embodiments of the invention but, as mentioned above, it is to be understood that the invention is capable of use in various other combinations, modifications, and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein, commensurate with the above teachings and/or the skill or knowledge of the relevant art. The embodiments described hereinabove are further intended to explain best modes known of practicing the invention and to enable others skilled in the art to utilize the invention in such, or other, embodiments and with the various modifications required by the particular

applications or uses of the invention. Accordingly, the description is not intended to limit the invention to the form disclosed herein. Also, it is intended that the appended claims be construed to include alternative embodiments.

CLAIMS

What is claimed is:

1. A method for selectively plating recesses in a semiconductor substrate which comprises:

providing a semiconductor substrate;

providing at least one major surface thereof with recesses and providing electrical insulating layer over said at least one major surface and in said recesses;

forming a conductive barrier over said insulating layer;

forming a plating seed layer over said barrier layer;

depositing and patterning a photoresist layer over said plating seed layer for planarizing the insulated horizontal portions between recesses and for protecting said plating seed layer within said seed layer during subsequent planarizing;

then planarizing said insulated horizontal portions by removing the horizontal portions of said seed layer between recesses; removing the photoresist remaining in said recesses; and then electroplating the patterned seed layer with a conductive metal using said barrier layer to carry the current during said electroplating to thereby only plate on said seed layer.

2. The method of claim 1 wherein said conductive barrier is provided by sputter depositing a layer of tantalum nitride on said insulating layer and then sputter depositing a layer of tantalum on said tantalum nitride layer.

3. The method of claim 1 wherein said conductive barrier is alpha-tantalum.

4. The method of claim 2 wherein said conductive barrier is alpha-tantalum.

5. The method of claim 4 wherein the electroplating comprises electroplating copper.

6. The method of claim 3 wherein the electroplating comprises electroplating copper.

7. The method of claim 1 wherein said conductive barrier is provided by sputter depositing a layer of tantalum on said insulating layer and then sputter depositing a layer of nitrides of tantalum on said tantalum layer.

8. The method of claim 7 wherein said conductive barrier is provided by sputter depositing a layer of nitride of tantalum on said insulating layer and then sputter depositing a layer of tantalum on said tantalum nitride layer, such that the tantalum is in the alpha phase.

9. The method of claim 8 wherein the electroplating comprises electroplating copper.

10. The method of claim 2 wherein said tantalum nitride layer is about 15 to about 500 Å thick and said tantalum layer is about 500 to about 5000 Å thick.

11. The method of claim 1 wherein said seed layer is copper.

12. The method of claim 4 wherein said copper is deposited by sputter coating, CVD or electroless plating.

13. The method of claim 4 wherein said copper layer is about 4000 Å to about 20,000 Å thick.

14. The method of claim 1 wherein said horizontal portions of said seed layer between recesses is removed by chemical-mechanical polishing.

15. The method of claim 1 wherein said conductive metal is copper.

16. The method of claim 1 which further comprises removing said conductive barrier from horizontal portions between said recesses.

17. The method of claim 16 wherein said conductive barrier is removed by reactive ion etching.

18. A method for selectively plating recesses in a semiconductor substrate which comprises:

providing a semiconductor substrate;

providing at least one major surface thereof with recesses and providing electrical insulating layer over said at least one major surface and in said recesses;

forming a conductive barrier over said insulating layer;

depositing and patterning a photoresist layer over said barrier layer on field regions;

depositing a seedlayer wherein said seedlayer is continuous on the horizontal regions of the recesses in the insulator, but discontinuous on their surrounding walls;

exposing said barrier within the vicinity of the periphery of said major surface by edge bead removal of said seedlayer;

and then electroplating the patterned seed layer with a conductive metal using said barrier layer to carry the current during said electroplating to thereby only plate on said seed layer;

removing said resist by a lift-off process; and

removing exposed barrier.

19. The method of claim 18 wherein said conductive barrier is provided by sputter depositing a layer of tantalum nitride on said insulating layer and then sputter depositing a layer of tantalum on said tantalum nitride layer.

20. The method of claim 19 wherein said conductive barrier is alpha-tantalum.

21. The method of claim 5 wherein the electroplating comprises electroplating copper.

22. The method of claim 10 wherein said tantalum nitride layer is about 15 to about 500 Å thick and said tantalum layer is about 500 to about 5000 Å thick.

23. The method of claim 18 wherein said conductive metal is copper.

24. The method of claim 18 wherein said photoresist layer is about 1.5 to about 50 Å thick.

25. A semiconductor structure comprising a semiconductor substrate; recesses located in at least one major surface of said semiconductor substrate; electrical insulating layer over said at least one major surface and in said recesses; a conductive barrier over said insulating layer; a plating seed layer located over said conductive barrier within said

recesses only; and an electroplated conductive metal in said recesses.

26. The semiconductor structure of claim 25 wherein said barrier comprises a layer of tantalum nitride adjacent said insulating layer and a layer of tantalum above said tantalum nitride layer.

27. The semiconductor structure of claim 26 wherein said tantalum nitride layer is about 15 to about 500 Å thick and said tantalum layer is about 500 to about 5000 Å thick.

28. The semiconductor structure of claim 25 wherein said seed layer is copper.

29. The semiconductor structure of claim 28 wherein said copper is sputtered copper.

30. The semiconductor structure of claim 28 wherein said copper is about 4000 to about 20,000 Å thick.

31. The semiconductor structure of claim 25 wherein said electroplated conductive metal is copper.

METHOD TO SELECTIVELY FILL RECESSES WITH CONDUCTIVE METAL

ABSTRACT OF DISCLOSURE

Recesses in a semiconductor structure are selectively plated by providing electrical insulating layer over the semiconductor substrate and in the recesses followed by forming a conductive barrier over the insulating layer; providing a plating seed layer over the barrier layer; depositing and patterning a photoresist layer over the plating seed layer; planarizing the insulated horizontal portions by removing the horizontal portions of the seed layer between the recesses; removing the photoresist remaining in the recesses; and then electroplating the patterned seed layer with a conductive metal using the barrier layer to carry the current during the electroplating to thereby only plate on the seed layer.

In an alternative process, a barrier film is deposited over recesses in an insulator. Then, relatively thick resists are lithographically defined on the field regions, on top of the barrier film over the recesses. A plating base or seedlayer is deposited, so as to be continuous on the horizontal regions of the recesses in the insulator, but discontinuous on their surround wall. The recesses are then plated using the barrier film without seedlayers at the periphery of the substrate wafers for electrical contact.

After electroplating, the resist is removed by lift-off process and exposed barrier film is etched by RIE method or by CMP.

Also provided is a semiconductor structure obtained by the above processes.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	:	
	:	
Cyprian E. Uzoh et al.	:	
	:	
Serial No.:	:	Art Unit:
	:	
Filed: Herewith	:	Examiner:
	:	
For: Method to Selectively Fill Recesses with Conductive Metal	:	Atty Docket: FI9-97-205B
	:	
	:	
	:	

SUBMISSION OF FORMAL DRAWINGS

Commissioner for Patents
Washington, D.C. 20231

Sir:

Applicants submit herewith 3 sheets of formal drawings of Figs. 1-7.

Respectfully submitted,

Burton A. Amernick (24,852)
Pollock, Vande Sande & Amernick, R.L.L.P.
1990 M Street, N.W.
Washington, D.C. 20036-3425
Telephone: 202-331-7111

Date: July 6, 2000



FIG. 1



FIG. 2



FIG. 3



FIG. 4



FIG. 5



FIG. 6



FIG. 7



Figure 1



Figure 2



Figure 3



Figure 4

JPA FIG-97-205

Greco et al.



Figure 5



Figure 6



Figure 7

DECLARATION FOR PATENT APPLICATION

FI9-97-205

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: Method to Selectively Fill Recesses with Conductive Metal
the specification of which: (check one)

[x] is attached hereto. [] was filed on , as United States Patent Application Serial No. or PCT International Application Number , and was amended on (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 CFR § 1.56(a).

Prior Foreign Application(s): I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate listed below, or § 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

(Application No.)	(Country)	(Day/Month/Year Filed)	Priority Claimed [] [] Yes No
(Application No.)	(Country)	(Day/Month/Year Filed)	[] [] Yes No
(Application No.)	(Country)	(Day/Month/Year Filed)	[ ] [ ] Yes No

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

Application No.	Filing Date

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by 35 U.S.C. § 112, first paragraph, I acknowledge the duty to disclose material information as defined in 37 CFR § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(U.S. Application Serial No.)	(U.S. Filing Date)	(Status--patented, pending, abandoned)
(U.S. Application Serial No.)	(U.S. Filing Date)	(Status--patented, pending, abandoned)

I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Joseph P. Abate, Reg. No. 30,382; Aziz M. Ahsan, Reg. No. 32,100; Ira D. Blecker, Reg. No. 29,894; Steven Capella, Reg. No. 33,086; Alison D. Mortinger, Reg. No. 39,306; Daryl K. Neff, Reg. No. 38,253; Eric W. Petraske, Reg. No. 28,459, William B. Porter, Reg. No. 33,135, H. Daniel Schnurmann, Reg. No. 35,791, Steven J. Soucar, Reg. No. 32,440; all of INTERNATIONAL BUSINESS MACHINES CORPORATION; Elliott I. Pollock, Reg. No. 16,906, George Vande Sande, Reg. No. 17,276, Robert R. Priddy, Reg. No. 20,169, Burton A. Amernick, Reg. No. 24,852, Stanley B. Green, Reg. No. 24,351, Richard Wiener, Reg. No. 18,741, Townsend M. Belser, Jr., Reg. No. 22,956; Morris Liss, Reg. No. 24,510, Martin Abramson, Reg. No. 25,787, George R. Pettit, Reg. No. 27,369, Louis Woo, Reg. No. 31,730, Elzbieta Chlopecka, Reg. No. 32,767, Eric J. Franklin, Reg. No. 37,134 and Robert Scott Wales, Reg. No. 39,413; all of POLLOCK, VANDE SANDE & PRIDDY; John E. Hoel, Reg. No. 26,279, Christopher A. Hughes, Reg. No. 26,914, Edward A. Pennington, Reg. No. 32,588; Joseph C. Redmond, Jr., Reg. No. 18,753; all of MORGAN & FINNEGAN, L.L.P.

Send Correspondence and Direct Telephone Calls to:
Burton A. Amernick
(202) 331-7111

Burton A. Amernick
Pollock, Vande Sande & Priddy, R.L.L.P.
P.O. Box 19088
Washington, D.C. 20036–3425 U.S.A.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: Cyprian Emeka Uzoh

Inventor's Signature Cyprian Emeka Uzoh Date Jan 14, 1998

Residence Address Hopewell Junction, New York

Citizenship Nigeria

Post Office Address 657 Bridge Street, Hopewell Junction, New York 12533

DECLARATION FOR PATENT APPLICATION

Page Two

Full name of second joint inventor (if any): Stephen Edward Greco

Inventor's Signature Stephen Edward Greco Date JANUARY 15, 1998

Residence Address Lagrangeville, New York

Citizenship U.S.A.

Post Office Address 77 Harden Drive, Lagrangeville, New York 12540

Full name of third joint inventor (if any): _____

Inventor's Signature _____ Date _____

Residence Address _____

Citizenship _____

Post Office Address _____

Full name of fourth joint inventor (if any): _____

Inventor's Signature _____ Date _____

Residence Address _____

Citizenship _____

Post Office Address _____

Full name of fifth joint inventor (if any): _____

Inventor's Signature _____ Date _____

Residence Address _____

Citizenship _____

Post Office Address _____

Full name of sixth joint inventor (if any): _____

Inventor's Signature _____ Date _____

Residence Address _____

Citizenship _____

Post Office Address _____

Full name of seventh joint inventor (if any): _____

Inventor's Signature _____ Date _____

Residence Address _____

Citizenship _____

Post Office Address _____

Full name of eighth joint inventor (if any): _____

Inventor's Signature _____ Date _____

Residence Address _____